

# **N-Channel MOSFET AEC-Q101 65V 48A 41.7W DFN3×3-8L**

MFT6N48D33A

MERITEK


## FEATURE

- $R_{DS(ON)} < 8.5\text{m}\Omega$ ,  $V_{GS} = 10\text{V}$ ,  $I_D = 10\text{A}$
  - $R_{DS(ON)} < 16\text{m}\Omega$ ,  $V_{GS} = 4.5\text{V}$ ,  $I_D = 8\text{A}$
  - Super high dense cell design for extremely low  $R_{DS(ON)}$ .
  - High power and current handing capability
  - Low reverse transfer capacitance
  - AEC-Q101 qualified



## MECHANICAL DATA

- **Case: DFN3x3-8L Package**
  - **Terminals: Solderable per MIL-STD-750, Method 2026**




## MAXIMUM RATINGS

Parameter	Symbol	Value	Unit	
Drain-Source Voltage	$V_{DS}$	65	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V	
Drain Current – Continuous	$T_c=25^\circ C$	$I_D$	48	
	$T_A=100^\circ C$		30	
Drain Current – Pulsed	$I_{DM}$	160	A	
Avalanche Current	$I_{AS}$	12		
Avalanche Energy	$E_{AS}$	36	mJ	
Power Dissipation	$T_c=25^\circ C$	$P_D$	41.7	W
Thermal Resistance Junction to Case	$R_{\theta JC}$	3	$^\circ C/W$	
Thermal Resistance Junction to Ambient	$R_{\theta JA}$	50	$^\circ C/W$	
Operating Junction and Storage Temperature	$T_J, T_{STG}$	-55 to +150	$^\circ C$	

## DIMENSIONS

Item	Min. (mm)	Max. (mm)
A	0.70	0.90
b	0.24	0.35
c	0.10	0.25
D	3.00	3.20
D1	2.40	2.60
D2	1.65	1.85
D3	0.48	0.68
H	3.10	3.30
E	2.90	3.10
e	0.60	0.70
L1	0.20	
L2	0.33	0.53
L3	0.30	0.50




## ELECTRICAL CHARACTERISTICS

Off Characteristics	Conditions	Symbol	Min	Typ.	Max	Unit
<b>Drain-Source Breakdown Voltage</b>	$V_{GS}=0V, I_D=250\mu A$	$BV_{DS}$	65	--	--	V
<b>Drain-Source Leakage Current</b>	$V_{DS}=52V, V_{GS}=0V,$	$I_{DS}$	--	--	1	$\mu A$
<b>Gate-Source Leakage Current</b>	$V_{GS}=\pm 20V, V_{DS}=0V$	$I_{GSS}$	--	--	$\pm 100$	nA
On Characteristics	Conditions	Symbol	Min	Typ.	Max	Unit
<b>Static Drain-Source On-Resistance</b>	$V_{GS}=10V, I_D=10A$	$R_{DS(ON)}$	--	7	8.5	mΩ
	$V_{GS}=4.5V, I_D=8A$		--	8.9	12	
<b>Gate Threshold Voltage</b>	$V_{GS}=V_{DS}, I_D=250\mu A$	$V_{GS(th)}$	1.2	--	2.5	V
Dynamic Characteristics	Conditions	Symbol	Min	Typ.	Max	Unit
<b>Gate Resistance</b>	$V_{DS}=0V, V_{GS}=0V, F=1MHz$	$R_g$	--	2	--	Ω
<b>Total Gate Charge</b>	$V_{DS}=30V, V_{GS}=4.5V, I_D=10A$	$Q_g$	--	7.2	--	nC
			--	14	--	
<b>Gate-Source Charge</b>	$V_{DS}=30V, V_{GS}=10V, I_D=10A$	$Q_{gs}$	--	2.6	--	
<b>Gate-Drain Charge</b>		$Q_{gd}$	--	2.8	--	
<b>Turn-On Delay Time</b>	$V_{DS}=30V, V_{GS}=10V, R_G=4.7\Omega, I_D=10A$	$T_{d(on)}$	--	10	--	nS
<b>Rise Time</b>		$T_r$	--	16	--	
<b>Turn-Off Delay Time</b>		$T_{d(off)}$	--	9	--	
<b>Fall Time</b>		$T_f$	--	2	--	
<b>Input Capacitance</b>	$V_{DS}=30V, V_{GS}=0V, F=1MHz$	$C_{iss}$	--	825	--	pF
<b>Output Capacitance</b>		$C_{oss}$	--	290	--	
<b>Reverse Transfer Capacitance</b>		$C_{rss}$	--	15	--	
Drain-Source Body Diode	Conditions	Symbol	Min	Typ.	Max	Unit
<b>Diode Forward Current</b>	--	$I_s$	--	--	48	A
<b>Diode Reverse Current</b>		$I_{SM}$	--	--	160	A
<b>Diode Forward Voltage</b>	$V_{GS}=0V, I_s=1A$	$V_{SD}$	--	--	1.2	V
<b>Reverse Recovery Time</b>	$I_s=10A, dI/dt=100A/\mu s$	$t_{rr}$	--	17	--	nS
<b>Reverse Recovery Charge</b>		$Q_{rr}$	--	6.5	--	nC


Note:

1. Pulse width  $\leq 100\mu s$ , duty cycles  $\leq 2\%$ , Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}=150^{\circ}C$ .
2. Guaranteed by design, not subject to production testing.
3. Limited by  $T_{J(MAX)}$ , starting  $T_J=25^{\circ}C$ ,  $L=0.5mH$ ,  $R_g=25\Omega$ ,  $I_{AS}=12A$ ,  $V_{GS}=10V$ .
4. Surface Mounted on FR-4 substrate PC board, 2oz copper, with 1-inch<sup>2</sup> copper plate in still air.

**Switching Time Waveform**




**Switching Test Circuit**




## CHARACTERISTIC CURVES


### On-Region Characteristics




### Transfer Characteristics




### Normalized $V_{th}$ vs. $T_J$




### Gate Charge Waveform



### Capacitance vs. Drain-Source Voltage




### Body Diode Forward Voltage




## CHARACTERISTIC CURVES


On-Resistance Variation with Temperature




On-Resistance Variation with V<sub>GS</sub>




Maximum Safe Operating Area



Breakdown Voltage vs Temperature




On-Resistance vs. Drain Current



## CHARACTERISTIC CURVES

**Normalized Transient Thermal Impedance Curves**



**Normalized Transient Thermal Impedance Curves**

